LSI Development Experts | Adapt-IP, Inc.

Adapt-IP is global and innovative company, providing design, manufacturing, test and evaluation services throughout LSI development.

Adapt-IP helps customers in competitive next generation LSI developments by fully supporting design, flow establishment, test/evaluation based on highly valuable IPs.

【Services & Solutions】

LSI Design Services

  • Digital・Analog・Mix-Signal Design
  • Design Methodology and EDA flow consulting
  • Various design experience and achievements

LSI Test Services

  • Test Program Development
  • Test Program Conversion
  • LSI Fault Analysis Service

LSI Evaluation Services

  • Evaluation Plan(Spacification and items)
  • Environmental Preparation
  • Design verification, evaluation and analysis

EDA solutions

  • Space Codesign Syastems Inc.
  • Insight EDA Inc.

IP Solutions

  • Arasan Chip Systems
  • Vidatronic Inc.
  • Adapt-IP Inc.

Services

Services


LSI Design Services

Adapt-IP design engineers, who have broad range of experiences such in automotive, mobile or medical industry, achieve ultimately high quality of result in shortest TAT both for digital and analog/mixed-signal designs.
Design infrastructures such as flow development or design environment can also be established besides design service.

Digital Designs

Any design steps in digital design can be addressed; detail specification definition based on high level requirements, RTL design, verification, DFT insertion, physical design and physical verification. Adapt-IP design engineers also have various experiences for cutting-edge CMOS processes.

Design Methodology and EDA flow consulting
We establish design flow and methodology that uses minimum required tools independent from particular EDA supplier.

LSI design floe

【Design Tools】

Category Tool Supplier
SystemC code coverage JEDAcc JEDA
RTL Verification DVT Amiq
Simulator VCS-MX Synopsys
Formal Verification VC-Formal Synopsys
Synthesis DesignCraft Incentia
DFT TurboFault Syntest
STA TimeCraft Incentia
Auto P and R Aprisa AtopTech
RC Extractor Calibre xRC Mentor Graphics
Physical Verification Calibre Mentor Graphics
Physical Verification Argus HES
Debugger Verdi Synopsys

Analog/Mixed-signal Designs

Adapt-IP analog design engineers have various analog IP development experiences in CMOS Image Sensor, FeRAM or high-speed interface macro development both for circuit and layout design.

Analog desig flow

【Design Tools】

Category Tool Supplier
Schematic Virtuoso /AetherSE Cadence /HES
Layout Virtuoso /AetherSE Cadence /HES
Spice Simulator ALPS HES
Physical Verification Argus HES

LSI Test Services

Recent high performance/multi-function devices require extremely complex LSI test development with wide-range of experiences and knowledges.
Adapt-IP offers overall LSI test solution by field proven technologies such as test application development including PCB design, test program conversion between two different testers or test cost reduction.

【Development examples for various testers】

image of development examples for various testers

Test Program Development

We offer test program and pattern development from scratch including specification definition.
Test application with reduced cost can also be provided by testing time optimization or multi-site.

【Fact examples】

TV tuner LSI, GPS LSI, Many-core processor, various A-D/D-A converters, high speed interfaces

【Experienced testers】

ADVANTEST (V93000 particularly), TERADYNE J750/IP750, LTX-Credence
Design/manufacturing of prove card and performance board can also be addressed.

Test Program Conversion

We provide test program and pattern conversion service when customers introduced new tester or OSAT requirement by addressing various needs such as correlation verification or mass-production preparation.

【Facts of Conversion Example】

Facts of Test Program Conversion

# Other testers can be addressed upon discussion.

LSI Fault Analysis Service (FIB)

LSI fault analysis often require root cause identification in shortest TAT.
Adapt-IP works together with other professional companies to analyze both wafer and packaged LSI including opening package or socket.
Circuit changes by FIB can sometimes prove the effectiveness of a chip behavior prior to mask revision.

Adapt-IP engineers has various enough experiences to provide the highest rates of success by detail investigation beforehand.
No limitation for any size of layout GDS data.
We are flexible enough to accept customer confrontation or delivery date specification.
FIB processing can be done up to 12-inch wafer.



LSI Evaluation Services

Adapt-IP offers consistent evaluation solution services from recipe creation for design verification and sample evaluation to environmental preparation, evaluation/analysis, validity confirmation and feedback to design.

LSI Evaluation Flow
LSI Evaluation Environment

【Fact examples】
 Signal processor, CMOS image sensor, logic/analog devices for audio, visual, game and mobile applications

We offer suitable and effective evaluation solution services for various customer needs with evaluation/analysis for device function, performance, power consumption, S/N noise, dynamic range, image quality, fault analysis or analysis automation.



Solutions

Solutions

EDA Solutions

Adapt-IP provides various EDA solutions both for digital and analog designs.
We also offer the tools or its usage which addresses detail scenes of design.

Space Codesign Systems Inc. Space Codesign Systems Inc.ロゴ

・Space Studio: ESL design technology and HW/SW codesign


Insight EDA Inc. Insight EDA Inc.ロゴ

・Insight Analyzer: Netlist validation for Tr-level circuit


IP solutions

Adapt-IP offers various design IPs to provide customer satisfaction and security by;

- Field proven IPs
- Flexible customization service
- Verification environment or peripheral schemes such as software stack driver

We also provide unique IPs that other players never offer.

securing ip deployment


Arasan Chip Systems

Arasan-logo

MIPI Interface

Arasan Chip Systems is the leading company that has been providing various design IPs over 10 years for MIPI interface, principal standard for mobile electronics.

Various Facts

Arasan has been contributing to MIPI Alliance as a core member company since 2004 and the first provider of DPHY/CSI/DSI among all members of the alliance.
Arasan’s IPs are endorsed by various process technologies from 180nm to 16nm of TSMC, UMC, Global Foundries or others, and embedded on 10B SOC chips in world-wide, not only in mobile electronics but automotive devices.

Covering full MIPI interface standard

Arasan supports DPHY, CPHY, MPHY, industry first Combo-D+C PHY analog IP (PHY), DSI, CSI-2, UniPro or I3C.

Customization Services

Arasan accepts various customization requirement from customers.
Arasan's high skill engineers have lots of design adoption experiences to ensure customer requests for tune-ups or customization.

Verification Environment

Arasan also provide verification environments to customers such as hard ware development kit, protocol analyzer or software stuck driver.


Storage Interface

Arasan is also leading company for storage interface standards such as NAND flash memory, which is widely adopted to mobile electronics or cameras.

No.1 Facts

Arasan has No.1 facts for flash memory interface IP.
Large device provider or system provider using memory or test equipment provider widely use Arasan IPs.

Various range of products

Arasan provides eMMC5.1, UHS-II, UFS2.1 or ONFI.

Arasan Storage Products


Vidatronic, Inc.

Vidatronic-logo

Based on own capacitor-less technology, we provide power control circuit as design IP to be mounted on SoC.

Low Dropout Voltage Regulators

  • - Noise Quencher®  Achieve high performance without output capacity required
  • - Power Quencher™  Ideal for IoT and wearable applications with low self consumption current

DC-DC Switching Converters

  • Buck, Boost, Bypass (Glitchless switching)
  • Inductor base (Individual inductor required)
  • Switched capacitor base
      Flexsupply™

Bandgap Voltage References

  • High accuracy
  • Low noise, Low power consumption

Foundational IP Blocks

  • Power-On reset function
  • Voltage, Current monitor
  • Temperature sensor
  • Oscillator

Power Management Unit(PMU)Blocks

  • State machine, Control circuit
  • Interface: I2C, SPI, others

Adapt-IP, Inc.

Adapt-ip LOGO

  • USB2.0/3.0
  • H.264&H.265(HEVC)


About Us

About Us

Company Overview

Adapt-IP is global and innovative company, providing design, manufacturing, test and evaluation services throughout LSI development.

Adapt-IP helps customers in competitive next generation LSI developments by fully supporting design, flow establishment, test/evaluation based on highly valuable IPs.

Name Adapt-IP, Inc.
Establishment July 2014
Capital JPY20M
Head Office Nisso No.13 Bldg. 8F, 2-5-1 Shin-Yokohama, Kouhoku-ku, Yokohama, 222-0033 JAPAN
TEL +81-45-594-6281
FAX +81-45-594-6282
E-Mail info_aip■adapt-ip.co.jp
 (Replace the place in ■ with @.)
President Akiyoshi Imagawa
Businesses - LSI Design Services
- LSI Test Services
- LSI Evaluation Services
- EDA, IP Solution Services
Locations - Shin Yokohama Head Office (Yokohama Design Center)
- Osaka Office
- Fukuoka Design Center
- Apapt-IP Philippines.Inc

Access

When visiting our company (Shin-Yokohama Head Office, Yokohama Development Center), please see the following.

Head Office Nisso No.13 Bldg. 8F, 2-5-1 Shin-Yokohama, Kouhoku-ku, Yokohama, 222-0033 JAPAN
TEL +81-45-594-6281
FAX +81-45-594-6282
Business Hour 9:30~12:00, 13:00~17:30
 Mon-Fri, except for national holidays and year-end/new year
E-Mail info_aip■adapt-ip.co.jp
 (Replace the place in ■ with @.)
Access A 5-minute walk from JR Shin-Yokohama Station North Exit.
Maps Adapt-IP, Inc.(Head Office):View on google maps
Building appearance head office

Recruitment

Recruitment Information

Recruitment Information

Please contact us if you like detailed information.

Application Requirements

Please contact us if you like detailed information.

Adapt-IP, Inc.
Nisso No.13 Bldg. 8F, 2-5-1 Shin-Yokohama, Kouhoku-ku, Yokohama, 222-0033 JAPAN
TEL: +81-45-594-6281 / FAX: +81-45-594-6282
Business Hour: 9:30-12:00, 13:00-17:30, Mon-Fri, except for national holidays and year-end/new year
Email : info_aip■adapt-ip.co.jp
 (Replace the place in ■ with @.)

Contact

Contact

Contact

【Contact Us】

Adapt-IP, Inc.
 Nisso No.13 Bldg. 8F, 2-5-1 Shin-Yokohama, Kouhoku-ku, Yokohama, 222-0033 JAPAN
 TEL: +81-45-594-6281 / FAX: +81-45-594-6282
 Business Hour: 9:30-12:00, 13:00-17:30, Mon-Fri, except for national holidays and year-end/new year

【By Phone】

In order to connect to right contact, it is recommended to tell which article in this web you are interested in.

【By Email】

Please use this form for inquiries and consultations.

Form



▲Page Top